A novel high drain efficiency two inverted Doherty amplifier is presented, A carrier amplifier and a peak amplifier are set to asymmetrical drain voltages to extend the power range where a high efficiency of the amplifier is maintained, matching circuits of the carrier amplifier and peak amplifier in the two inverted Doherty amplifier are designed for each drain voltage so that the efficiency and signal linearity of the amplifier at a 6.8dB back-off point from its' saturated output power (Psat) become higher than those of a conventional amplifier. A Doherty amplifier containing laterally-diffused metal-oxide semiconductor (LDMOS) field-effect transistors (FETs) achieves an adjacent channel leakage power ratio (ACLR) of -30.8dBc and a drain efficiency of 50% at an output power of 49.3dBm.This is the highest drain efficiency of a Doherty amplifier use LDMOS for a WCDMA signal to the best of the authors' knowledge.
Introduction
Doherty amplifier structure is generally known as a high-efficiency power amplifier [1] - [3] , which is widely used in RF power amplifier systems for mobile communication system. The drain efficiency of the Doherty amplifier is the key of the RF power amplifier's efficiency remains close to its highest efficiency for a power range of 6dB back-off from its saturated output power (Psat).Thus, the Doherty amplifier must operate in a 6dB back-off power range from Psat to realize high drain efficiency.
In many modern wireless communication systems for mobile phones, CDMA signal is used for high-transmission-rate services. The CDMA signal has a 6.8dB peak-to-average power ratio (PAR). Thus, power amplifiers in CDMA systems are required to operate at a 6.8dB back-off point from Psat to realize a high linearity. This power range is larger than the 6.8 dB back-off power range for which the amplifier containing Doherty amplifier structure can realize high efficiency.
To get high power, the Doherty amplifier structure that can extend the power range of the power amplifiers, an uneven power drive for the peak and carrier amplifiers and the use of multistage Doherty amplifiers have been reported [4] , [5] . However, these concepts require additional circuits, and it is not easy to adjust the circuits to various signals. To improve the efficiency, a gate bias control technique is also effective [6] . However this technique cannot significantly extend the power range.
In this paper, we propose a novel amplifier that can optimize the power range for a CDMA signal by a simple method. The proposed amplifier is fabricated using LDMOS. Its electrical performance is measured using a Continuous wave and a three-carrier CDMA signal.
Design of Proposed Amplifier
A schematic of the proposed amplifier is shown in Figure 1 , the Doherty amplifier is composed of a carrier amplifier and a peak amplifier, input signal is divided into the two amplifiers by a 90 deg hybrid coupler. In the Doherty amplifier the gate voltages of the carrier amplifier and the peak amplifier are determined to be biased as class AB and class C, respectively, the drain voltages of the carrier amplifier and peak amplifier are set to asymmetrical voltages, although both amplifiers in a conventional Doherty structure are biased at their highest possible voltages, the drain voltage of the carrier amplifier is determined to be lower than that of the peak amplifier so that the drain efficiency of the proposed amplifier at the 6.4dB back-off point from Psat is improved.
For a small input signal, in the Doherty amplifiers, only the carrier amplifier operates, and the output power from the carrier amplifier does not leak to the peak amplifier, because the output impedance of the peak amplifier at the combining point is nearly open. Since output impedance depends on drain voltage, the output matching circuit of the peak amplifier has to be optimized for the drain voltage of the peak amplifier. In the case of symmetrical drain voltages, the carrier amplifier is saturated at the 6 dB back-off point from Psat of the Doherty structure. The lower the drain voltage of the carrier amplifier is than that of the peak amplifier, the lower the saturated power of the carrier amplifier is and the higher the drain efficiency of the Doherty amplifier at the 6.4 dB back-off point from Psat is. The drain voltage is determined so that it achieves the highest drain efficiency at the 6.4dB back off point from Psat. The output matching circuit and output phase line of the carrier amplifier are also optimized for the determined drain voltage. Thus, for a small input signal, the proposed amplifier achieves higher efficiency than the conventional amplifier.
For a large input signal, in the Doherty structure amplifiers, both amplifiers operate. Because of the asymmetrical drain voltages, the transmitted phase of the peak amplifier is different from that of the carrier amplifier. The input matching circuits are adjusted so that the electrical length from the 90 deg hybrid coupler input to the combining point through the carrier amplifier corresponds to that through the peak amplifier.
Thus, the proposed amplifier has an extended power range so that a high-efficiency and high-linearity amplifier is achieved.
Fabrication of Proposed Amplifier
The proposed amplifier and a conventional amplifier were fabricated and measured. In Fig.1 , the Doherty is composed of by two PTFB880803FL by Infion Devices, Psat of the LDMOS is about 180W at a drain voltage of 28V. A XC2100A-05 by Anaren is implemented as a 90 deg uneven power divider. The proposed amplifiers are designed to get high efficiency and good linearity at an output power of 49.3dBm for a CDMA signal, for conventional amplifier structure, in the last stage Doherty structure drain voltage of the carrier and peak amplifiers is biased at highest voltage. For the proposed amplifier, the drain voltages of the carrier amplifier and the peak amplifier are biased at 26V and 34V, respectively. The substrate is ROGERS4350B, which has a dielectric constant of 3.48, a substrate thickness of 0.76 mm and a dissipation factor of 0.003 at 880MHz. The matching circuits and the output phase line in Fig.1 are optimized separately from those of the conventional amplifier. The output matching circuit of the peak amplifier is determined so that the load impedance of the peak amplifier is nearly open for a small input signal. To get a better ACLR and higher drain efficiency at an output power of 49.3dBm, the output phase line of the carrier amplifier is determined. To make the total phase of the carrier amplifier equal to that of the peak amplifier, the input matching circuit of the carrier (VdsCa<VdsP) amplifier is determined. Figure 2 shows the measured efficiency as a function of the output power for the conventional amplifier and the proposed amplifier. The input signal is a one-tone continuous wave at a frequency of 880MHz. The gate voltage of the carrier amplifier was determined so that the drain quiescent current was 1450mA. The gate voltage of the peak amplifier was set at 0.63V. In Figure 2 , the amplifier efficiency of the proposed amplifier below the saturated output power is higher than that of the conventional amplifier. Also, the power range of the proposed amplifier is extended to an output power of 49.3dBm.The asymmetrical drain voltage in the amplifier proved to be effective for improving the drain efficiency and extending the power range. Efficiency.
Experimental Results
The electrical performance of the proposed amplifier using a three-carrier CDMA signal was measured. Figure 3 shows the measured spectrum mask of the three-carrier CDMA signal at the output 49.3dBm of the proposed amplifier. The center frequency of the four-carrier CDMA signal is 2410MHz. Figure 4 and Figure 5 show the measured ACLR and efficiency, respectively, as a function of the output power for the conventional amplifier and the proposed amplifier. The worse results for ACLR in the lower and upper offsets are plotted in Fig 4, The ACLR at 5MHz off-set for proposed amplifiers is about -31.89dBc and at 10MHz offset is about 41dBc at the output power of 49.3dBm. The efficiency of the proposed amplifier is 50% at 49.3dBm and is about 10% higher than that of the conventional amplifier. We can conclude that the extended power range for the CDMA signal improves the efficiency of the amplifier.
Summary
A high-efficiency amplifier for a CDMA signal was designed by the simple steps of setting an asymmetrical drain bias voltage of the last stage's Doherty structure and optimizing the matching circuits. The proposed amplifier was fabricated and measured using a CDMA signal. For a threecarrier CDMA signal, the ACLR less than -30.8dBc@5MHz under RBW 30KHz and VBW 100KHz was attained at an output power of 49.3dBm. The efficiency was 50% at an output power of 49.3dBm, which is 10% higher than the efficiency of the conventional amplifier.
